LATEST IN THE NEWS

December 14, 2023

Vellex Takes Center Stage at NSF I-Corps, Exploring the Future of Hybrid Computing

Vellex recently concluded an insightful journey at the National Science Foundation's (NSF) I-Corps program facilitated by the I-Corps Mid-South hub. With Palak Jain assuming the role of entrepreneurial lead and Jason as the technical lead, the Vellex team, under the mentorship of Naeem Malik, delved into two months of rigorous customer discovery.
Read Vellex News
Vellex Logo Small
September 15, 2023

Vellex Computing Showcased Grid Compute Platform at 2023 PG&E Innovation Pitch Fest

Vellex Computing recently participated in the 2023 PG&E Innovation Pitch Fest, focusing on Supply and Load Management. The event, held on September 14th in San Ramon, CA, provided a platform for Vellex to present their revolutionary Grid Compute platform.
Read Vellex News
Vellex Logo Small
June 9, 2023

Vellex Computing Co-Founder Named Cohort 2023 Fellow in Activate Berkeley

Dr. Palak Jain, CEO and co-founder of Vellex Computing, was announced as a Cohort 2023 Activate Fellow in the Activate Berkeley Community at Berkeley Lab’s Cyclotron Road. Founded in 2015, the two-year Activate Fellowship provides support for entrepreneurial scientists to move their breakthrough technologies from ideas to scalable solutions.
Read Vellex News
Vellex Logo Small

OUR BLOGS

March 4, 2025

Navigating California’s Grid Interconnection Maze: Costs, Timelines, and the Future of Renewable Energy

Lani Nguyen
As California pushes toward its ambitious clean energy targets, developers face a major roadblock: interconnection delays and skyrocketing costs. Whether it’s a solar farm, wind project, or battery storage system, getting connected to the grid under interconnection processes like PG&E’s Rule 21, Wholesale Distribution Tariff (WDT), or CAISO’s GIDAP is more complex than ever.

OUR PUBLICATIONS

December, 2024

A hybrid-computing solution to nonlinear optimization problems

Kamlesh Sawant; Dillon Nguyen; Alex Liu; Jason Poon; Sairaj Dhople
Published in IEEE Transactions on Circuits and Systems I - Regular Papers, vol. 71, no. 12, pp. 6555-6568, Dec. 2024
May, 2022

Real-time selective harmonic minimization using a hybrid analog/digital computing method

Jason Poon; Mohit Sinha; Sairaj V. Dhople; Juan Rivas-Davila
Published in IEEE Transactions on Power Electronics, vol. 37, no. 5, pp. 5078-5088, May 2022
December, 2021

Decentralized Carrier Phase Shifting for Optimal Harmonic Minimization in Asymmetric Parallel-Connected Inverters

Jason Poon; Brian Johnson; Sairaj V. Dhople; Juan Rivas-Davila
Published in IEEE Transactions on Power Electronics ( Volume: 36, Issue: 5, May 2021)