LATEST IN THE NEWS

December 14, 2023

Vellex Computing Completes NSF I-Corps Customer Discovery Program

Vellex Computing completed the National Science Foundation's I-Corps program through the I-Corps Mid-South Hub, conducting 125 customer discovery interviews across energy, manufacturing, and electric vehicle sectors to validate the market demand for on-device AI and real-time edge intelligence.
Read Vellex News
Vellex Logo Small
September 15, 2023

Vellex Computing Pitches at 2023 PG&E Innovation Pitch Fest

Vellex Computing presented its analog computing technology at the 2023 PG&E Innovation Pitch Fest in San Ramon, California, demonstrating grid optimization applications to PG&E leaders and energy industry partners.
Read Vellex News
Vellex Logo Small
June 9, 2023

Vellex Computing Co-Founder Named 2023 Activate Berkeley Fellow

Dr. Palak Jain, CEO and co-founder of Vellex Computing, was named a Cohort 2023 Activate Fellow at the Activate Berkeley Community at Lawrence Berkeley National Laboratory's Cyclotron Road, one of 46 fellows selected from a record pool of 832 applications.
Read Vellex News
Vellex Logo Small

OUR BLOGS

March 4, 2025

Navigating California’s Grid Interconnection Maze: Costs, Timelines, and the Future of Renewable Energy

Lani Nguyen
As California pushes toward its ambitious clean energy targets, developers face a major roadblock: interconnection delays and skyrocketing costs. Whether it’s a solar farm, wind project, or battery storage system, getting connected to the grid under interconnection processes like PG&E’s Rule 21, Wholesale Distribution Tariff (WDT), or CAISO’s GIDAP is more complex than ever.

OUR PUBLICATIONS

April, 2026

Automated Synthesis of Hardware-implementable Analog Circuits for Constrained Optimization

Sachin Khoja; Kamlesh Sawant; Palak Jain; Sairaj Dhople; Jason Poon
December, 2024

A hybrid-computing solution to nonlinear optimization problems

Kamlesh Sawant; Dillon Nguyen; Alex Liu; Jason Poon; Sairaj Dhople
Published in IEEE Transactions on Circuits and Systems I - Regular Papers, vol. 71, no. 12, pp. 6555-6568, Dec. 2024
May, 2022

Real-time selective harmonic minimization using a hybrid analog/digital computing method

Jason Poon; Mohit Sinha; Sairaj V. Dhople; Juan Rivas-Davila
Published in IEEE Transactions on Power Electronics, vol. 37, no. 5, pp. 5078-5088, May 2022