LATEST IN THE NEWS

May 29, 2024

Vellex Computing Graduates from Creative Destruction Lab (CDL) Program

Vellex Computing, a promising tech startup, has recently graduated from the prestigious Creative Destruction Lab (CDL) program. The company participated in four intensive sessions at CDL Vancouver, where they had the opportunity to connect with a network of influential Canadian investors and seasoned entrepreneurs.‍
Read Vellex News
Vellex Logo Small
December 14, 2023

Vellex Takes Center Stage at NSF I-Corps, Exploring the Future of Hybrid Computing

Vellex recently concluded an insightful journey at the National Science Foundation's (NSF) I-Corps program facilitated by the I-Corps Mid-South hub. With Palak Jain assuming the role of entrepreneurial lead and Jason as the technical lead, the Vellex team, under the mentorship of Naeem Malik, delved into two months of rigorous customer discovery.
Read Vellex News
Vellex Logo Small
September 15, 2023

Vellex Computing Showcased Grid Compute Platform at 2023 PG&E Innovation Pitch Fest

Vellex Computing recently participated in the 2023 PG&E Innovation Pitch Fest, focusing on Supply and Load Management. The event, held on September 14th in San Ramon, CA, provided a platform for Vellex to present their revolutionary Grid Compute platform.
Read Vellex News
Vellex Logo Small

OUR BLOGS

April 30, 2026

A Detailed Guide to Federated Learning on Edge Devices

Vedant Wakchaware
While on-device training secures user privacy, it unintentionally traps intelligence, forcing every edge device to learn the exact same lessons from scratch. How do we build a collaborative "hive mind" without exposing raw data to the cloud? The answer is Federated Learning. This comprehensive guide explores the decentralized paradigm of bringing the model to the data, detailing how devices evolve together by sharing abstract mathematical updates. Dive into the 5-step federated architecture loop and discover how cryptographic shields like Secure Aggregation and Differential Privacy prevent data extraction. Learn how advanced algorithms overcome severe bandwidth constraints and hardware disparities to power the next generation of secure, collective AI.
April 22, 2026

Decoding Weight Updates: How Edge AI Adapts Itself in Real-Time

Vedant Wakchaware
How does a disconnected smartwatch learn your unique music taste offline using just a fraction of the parameters found in massive cloud models? Step inside the mathematical core of on-device training as we decode the micro-weight update. This deep dive breaks down the exact sequence—from the initial Forward Pass and Loss Calculation to local Backpropagation—that enables edge hardware to dynamically adapt its logic in real-time. Discover how this highly targeted learning cleanly bypasses the SRAM memory wall, paving the way for truly autonomous, mathematically private, and incredibly efficient AI across all industries.
April 15, 2026

The Mechanics of On-Device Training: Hardware and Software Optimizations for the Edge

Vedant Wakchaware
Move beyond static AI inference. This comprehensive guide explores the mechanics of continuous on-device AI training, detailing how developers overcome severe hardware and memory bottlenecks. Discover how advanced software optimizations like sparse representations, layer-wise training, and federated learning allow edge devices to adapt, evolve, and learn locally in real-time, completely untethered from the cloud and without compromising user privacy.

OUR PUBLICATIONS

December, 2024

A hybrid-computing solution to nonlinear optimization problems

Kamlesh Sawant; Dillon Nguyen; Alex Liu; Jason Poon; Sairaj Dhople
Published in IEEE Transactions on Circuits and Systems I - Regular Papers, vol. 71, no. 12, pp. 6555-6568, Dec. 2024
May, 2022

Real-time selective harmonic minimization using a hybrid analog/digital computing method

Jason Poon; Mohit Sinha; Sairaj V. Dhople; Juan Rivas-Davila
Published in IEEE Transactions on Power Electronics, vol. 37, no. 5, pp. 5078-5088, May 2022
December, 2021

Decentralized Carrier Phase Shifting for Optimal Harmonic Minimization in Asymmetric Parallel-Connected Inverters

Jason Poon; Brian Johnson; Sairaj V. Dhople; Juan Rivas-Davila
Published in IEEE Transactions on Power Electronics ( Volume: 36, Issue: 5, May 2021)